Full silicidation ͑FUSI͒ of polysilicon gates promises to be a simple approach for formation of metal gate electrodes for highly scaled complementary metal oxide semiconductor ͑CMOS͒ transistors. Devices have been reported with several different silicides, prominently with nickel. NiSi was shown to produce different work functions, covering a large portion of silicon bandgap, in relation to a dopant type and amount present in polysilicon. Elimination of polysilicon gate electrode depletion has been demonstrated. Data indicates that significant reduction of gate tunneling current is possible. A summary of developments of this new approach to metal gates and discussion of issues and challenges of the FUSI process and its applicability to highly scaled technologies is presented. Metal gates were a mainstay of metal oxide semiconductor ͑MOS͒ integrated circuits for many years until the need for denserpacked circuits brought about an end to aluminum gates and introduced a self-aligned approach afforded by polysilicon gate electrodes. Today, a comeback of metal gates is forecast in highperformance devices. Such gate electrodes deliver advantages of:
Metal gates were a mainstay of metal oxide semiconductor ͑MOS͒ integrated circuits for many years until the need for denserpacked circuits brought about an end to aluminum gates and introduced a self-aligned approach afforded by polysilicon gate electrodes. Today, a comeback of metal gates is forecast in highperformance devices. Such gate electrodes deliver advantages of:
No boron penetration from the polysilicon gate into channels through very thin gate dielectric, an increasingly difficult condition to maintain as gate dielectrics become thinner in scaled devices. Alternatively, a successful introduction of high-k dielectric could relax this constraint.
Much lower gate resistance. Gate resistance-capacitance ͑RC͒ delay becomes a significant concern in designing circuits with very short gates.
Desirable work function ͑WF͒ setting. Unlike polysilicon electrodes which have only two WFs available, one for n-channel MOS ͑n-MOS͒ and one for p-channel MOS ͑p-MOS͒, metal electrodes can set almost any WF for these devices. Specifically, a range of WFs from ϳ4.1 − 4.4 and ϳ4.8 − 5.1 eV would be attractive for n-MOS and p-MOS, respectively, for bulk and partially depleted silicon-on-insulator ͑PD SOI͒ transistors, and a range of WFs spanning almost the entire silicon bandgap could be utilized in fully depleted ͑FD SOI͒ devices, including FinFETs and Tri-gates.
Perhaps the most desirable advantage of reduced electrical thickness of the gate dielectric ͑CET͒. Metal gates can fully eliminate depletion in heavily doped polysilicon gates ͑present in high vertical fields͒, which can amount to a 3-5 Å reduction in CET, the equivalent of a ϳtwo generation advancement.
Metal gates have been realized in two general approaches: gatefirst and gate-last. The former approach retains the order of standard polysilicon gate process flow. Its main disadvantages are concerns about contamination of front-end tools during processing, particularly furnaces, difficult metal etching, and integrity of gate stack during high-temperature annealing. The gate-last approach is also called a replacement gate technique, where a dummy gate is removed after all doping and high-temperature processes are completed. Its main challenge is the dummy gate stack removal and replacement. Table I summarizes the key challenges of those approaches.
High-performance CMOS technology generally requires two separate WFs for n-MOS and p-MOS devices. For metal gates, that generally implies a complex scheme for placement of two separate gate stacks. Several simplified integration schemes have been recently introduced where only one deposition of gate dielectric is required ͑Table II͒. One of the approaches uses a single metal layer, which sets WF for one type of transistor and an alloy of the same metal formed from an additional layer for the other transistor. 1 Another method utilizes WF tuning by adjusting the amount of nitrogen dose implanted into a single metal. 2 Nitrogen implanted into molybdenum resulted in WF range of 4.4-4.9 eV, a function of nitrogen dose and anneal temperature. 3 Yet another method achieves modulation of WF by varying the thickness of metal electrode. A sandwich of two metals, TaN and Al, was used. 4 A thick bottom metal film ͑TaN Ͼ ϳ 250 Å͒ resulted in gate WF equal to that of TaN bulk value of ϳ4.4 eV. Thinner TaN films allowed the top metal, Al, to affect the WF as well, decreasing the WF as the TaN thickness decreased. A value close to Al WF ͑3.9 eV͒ was reached for a TaN film only ϳ30 Å thick.
An elegant and relatively simple technique, compatible with very large scale integrated ͑VLSI͒ CMOS technology gate-last method of forming tunable metal gates by full silicidation ͑FUSI͒ of doped polysilicon gates, was recently demonstrated.
This paper attempts to summarize the development of this new approach to metal gates, discuss issues and challenges of the FUSI process, with focus on NiSi metal gates on SiO 2 or SiON dielectrics ͑with a brief summary of FUSI on high-k dielectrics͒, and its applicability to highly scaled technologies.
Devices with Silicide Gates
The first transistor data with FUSI gates was reported by Tavel et al. 5 for CoSi 2 gates formed from undoped polysilicon. Bulk CoSi 2 WF values related to silicon midgap resulted. Devices with nickel silicide, [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] hafnium silicide, 18 platinum silicide, 19 and titanium silicide gates 16 were later reported. Using capacitors, Qin et al. 6 were the first to demonstrate that the presence of dopant in polysilicon can affect gate WF upon full silicidation. They found that two dif-ferent WFs resulted for n+ and p+ polysilicon electrodes silicided with nickel. The first transistors with FUSI gates having modified WFs by common dopants were demonstrated in Ref. 7 and 12. They showed that As, P, as well as B are capable to set threshold voltages useful to n-MOS and p-MOS transistors.
Electrical Performance of NiSi-Gated Devices
Silicidation experiments with Ni show that when a sufficient amount of nickel is deposited on polysilicon gate, all the polysilicon is consumed during annealing and the resulting structure has substantially different electrical characteristics from the polysilicon gate device.
WF advantage.-Transistor I d − V g curves and capacitancevoltage ͑C-V͒ curves show a parallel shift along the gate voltage axis with respect to polysilicon-gated devices, indicative of a different WF of the gate ͑Fig. 1͒. We have observed that n-MOS transistors with fully silicided arsenic-doped polysilicon showed WF Ϸ 4.3 − 4.5 eV and p-MOS WF Ϸ 4.8 − 4.9 eV. Qin et al. 6 observed WF = 4.6 eV for phosphorous and 5.0 eV for boron-doped gates, and Sim et al. 15 16 reported a WF range spanning almost full bandgap of Si for samples with NiSi gates and P or B doping of polysilicon. However, very small doses of implants intended for the gate and their large implantation energies for both specie suggest that most, if not all, of observed C-V curve shifts are likely caused by dopants placed directly into the channel due to implant depths exceeding gate stack thickness.
Different authors report different WF for the nominally undoped case of NiSi. The WF varies significantly, from ϳ4. 4 16 to ϳ4.6 8, 13, 17 to ϳ4.9 eV. 6, 15 This can be related to the method of extraction, different phases of Ni-Si system, the presence of unaccounted impurities in polysilicon, as well as incomplete silicidation. These, in turn, could have impact on the value of WF calculated for doped cases. Table III CET advantage.-C-V curves of FUSI gates also show shifts toward higher capacitance values in the inversion range of gate voltages due to elimination of polysilicon gate depletion. We have observed gains in CET ranging from 3 to 5 Å for n-MOS and p-MOS ͑Fig. 1͒.
Gate leakage current advantage.-Experimental results show that gate leakage for the NiSi gate with WF Ϸ 4.5 eV on SiON dielectric shows similar or somewhat lower gate leakage than con- Channel mobility.-There is little or no improvement in electron and hole mobility for devices with FUSI NiSi gates on relatively thick gate oxide ͑Ͼ18 Å͒. 13, 16, 17 Significant improvement of channel mobility has been observed in very narrow ͑ϳ100 nm͒ FD SOI devices with NiSi gates, although it is not clear how much of the improvement is related to the FUSI gate alone and how much to transistor geometry. FUSI gates on high-k dielectrics.-Several works have been recently published on FUSI gates on high-k dielectrics. 19, [21] [22] [23] [24] [25] Metal gates are expected to alleviate severe Fermi level pinning observed on polysilicon/Hf-based dielectric stacks, believed to have been caused by Si-Hf interaction. 19 Gusev et al. 21 reported no pinning for NiSi on Hf silicate and has shown that all benefits known for FUSI NiSi on SiON, such as large range of WF modulation ͑ϳ450 mV͒ with the same dopants, polysilicon depletion elimination, and increased mobility with respect to polysilicon gates, can be realized on this high-k material. No pinning was also reported for NiSi-HfAlNO system 22 and for NiSi on HfO 2 . 23 However, some studies show that FUSI NiSi does exhibit the pinning. It has been reported for NiSi gates on Hf silicate, 24 NiSi and PtSi on HfOx͑N͒, 19 and for NiSi on HfSiON. 25 The disparity of the results is likely related to the stack formation process, and particularly to the type and quality of interface between metal and dielectric.
Silicidation Kinetics in FUSI Gates
Distribution profiles of dopants placed in silicon by implantation prior to silicidation change as silicon is consumed during the silicidation process. The shape of those profiles depends on which component of silicide diffuses during silicidation, the metal or silicon, and how fast the dopants diffuse in Si and silicide at silicidation temperatures. 26 Specifically, some silicidation processes have been known to segregate and pile-up dopants ahead of the silicide's advancing front. 26 Proposed WF modulation mechanism.-We have noticed that upon full consumption of polysilicon by NiSi, a highly concentrated, very thin layer of dopant was found between the silicide metal and gate dielectric. 7 It was observed for both arsenic ͑Fig. 5͒ and boron. We proposed that formation of this dopant-rich film at the dielectric surface with a silicide metal layer on top causes WF modulation in FUSI gates.
It has been anticipated 27 and subsequently observed 12,13 that higher dopant doses result in a larger amount of WF shift. This is accompanied by higher amounts of dopant accumulated at the NiSigate oxide interface. 13 The actual amount and type of dopant accumulated at the silicide/dielectric interface and the phase of the silicide in its immediate vicinity appears responsible for setting the WF, while actual experimental conditions, including dopant dose, energy of implantation, polysilicon thickness, presilicidation annealing, etc., might differ. The authors of Ref. 13 observed that the total amount of WF shift saturates at a certain amount of dopant dose. They also noticed that the saturated values of WF shift appear to relate proportionally to the size of the atomic specie of the dopant, the bigger the atom the larger WF shift attainable.
At this point the microstructure of the very thin, dopant-rich film is not clear. The observed amount of accumulated dose 13 does not seem sufficient to form a monolayer of dopant material. The abruptness of the pileup indicates that the dopant does not prefer to be in silicide, suggesting that these two exist as separate layers. This leaves a possibility of the dopant coexisting with a residual amount of silicon to form a continuous layer between the silicide and dielectric. Thus, a combination of two nonmiscible films, dopant-Si alloy and NiSi, may be responsible for setting the WF, similarly to the Al-Ni system investigated by Gao et al. 4 Alternatively, all Si may be consumed by silicide and only a discontinuous film of dopant may exist between the SiON and NiSi.
Ni-Si system phase and dopant pileup.-The ability to form a pileup of dopant at the silicide/dielectric interface and thus to modulate the gate electrode WF appears to be strongly related to the silicidation conditions. We have noticed that the silicidation temperature, as well as the ratio of Si and Ni thickness, affect the phase of the FUSI gate. A two-step anneal FUSI experiment with varying Si:Ni and the temperature of the first step shows formation of different phases of the Ni-Si system. Figure 6a and b shows that a Ni-rich phase is present at the surface of silicide, while the bottom of the film exhibits a stoichiometric NiSi composition. In both cases Ni is in excess of the required thickness for stoichiometric NiSi ͑Si:Ni = 1.86͒. Increasing the Ni thickness from Si:Ni = 1.7 to 1.4 more than doubled the amount of Ni-rich phase, which appears to be Ni 3 Si 2 or Ni 2 Si. Both rapid thermal anneals ͑RTAs͒ ͑with stripping of residual Ni between the two͒ were done above 350°C with first anneal performed at 360°C. Higher first anneal temperature ͑400°C͒ and high Ni thickness ͑Si:Ni = 1.4͒ resulted in the whole FUSI layer consisting of the Ni 3 Si 2 phase. Auger profiles show that this Ni-rich phase does not result in dopant pileup at the Ni 3 Si 2 /SiO 2 interface ͑Fig. 7͒. Electrical data corroborates this finding, indicating that phosphorous-or arsenic-doped n-MOS and boron-doped p-MOS FUSI gates all resulted in the same WF of ϳ4.65 eV ͑Fig. 8͒. This likely represents the WF of Ni 3 Si 2 .
Published information suggests that Ni-rich phases form only below 350°C and NiSi formation dominates at higher temperatures. 28 Our finding suggests that in the presence of a limited supply of silicon the NiSi formation kinetics are different from a bulk case. This is in agreement with observations by Ottaviani, who recorded formation of increasingly metal-rich Ni-Si films with increasing temperature when the supply of Si has been exhausted. 29 Formation of dopant pileup in front of advancing silicide and There is no phosphorous pileup at silicide/dielectric interface even for very large P dose of 9 ϫ 15 cm −2 ͑P shown in magnified ϫ50 profile͒. RTA1 -400°C, RTA2 -450°C, thickness ratio Si:Ni = 1.4 Figure 8 . Linear threshold voltages for n-MOS and p-MOS transistors with FUSI and polysilicon gates. Observed V-t shifts suggest that only one WF is present for both types of transistors, WF Ϸ 4.65 eV. This indicates that dopants present in poly gate ͑P = 9 ϫ 15 cm −2 , B = 3.5 ϫ 15 cm −2 ͒ have no effect on gate WF. Silicide composition of these FUSI samples is shown in Fig. 7. ultimately at the silicide/gate dielectric interface is closely related to whether silicon or metal atoms move during the formation. Virtually immobile dopant atoms in silicon at silicidation temperatures pile-up at the silicide front when silicon is the moving specie. 26 Ni-rich silicides such as Ni 2 Si form by Ni atoms moving into Si, thus not promoting dopant pileup. 26 This is in agreement with our Ni-rich sample behavior. The pileup formed during NiSi formation implies then that Si is an atom that moves during NiSi formation. This is at variance with literature observation for NiSi formation in undoped silicon where Ni is believed to be a moving specie. 30 Our data suggest that the presence of immobile dopant may be responsible for the reversal of reported relationship.
Transistor Structure
A preferable method of incorporation of FUSI gates into transistor structure is that of gate-last approach. It involves a damascenetype processing. The transistor is fully processed through source/ drain silicidation and then encapsulated in a dielectric, which is polished and/or etched back to reveal polysilicon gates, retaining source/drain areas fully covered with dielectric. Application of a second silicidation process with a sufficient amount of metal to fully consume polysilicon gate forms the FUSI gate. The schematic diagram of Fig. 9 shows the process flow. Figure 4 shows a transmission electron microscopy ͑TEM͒ cross section of a transistor formed using this technique. Unlike the common replacement gate approach used for metal gates, this approach retains original dielectric and electrode and only modifies the latter. An alternative and simpler approach to siliciding the gate and source/drain at the same time would require the polysilicon gate to be substantially thinner than source/drain junction depth, a condition difficult to realize if polysilicon implantation doping is required.
Scalability of FUSI Gates
Our data indicates that if full silicidation is assured by appropriate temperature and amount of Ni, threshold voltage behaves similarly to that of polysilicon gates across a full range of gate lengths from ϳ20 nm on. That is, threshold voltage stays unchanged for longer gates and shows similar roll-off for very short gates, indicating generally stable WF of the electrode in highly scaled gates. Accelerated formation of NiSi at the edge of polysilicon gates 31 helps with silicidation of very small geometries. Both threshold voltage and gate resistance behavior with decreasing gate size indicates good scalability of FUSI technology. However, doped FUSI gates have shown more scatter than undoped FUSI gates or standard polysilicon gates, which might indicate poor control of dopant pileup and a need for further optimization of the process.
Potential Issues with FUSI NiSi Gates
Silicide structure.-One of the most important issues with FUSI gates is phase uniformity of the NiSi throughout the area of the device. This assures singularity of desired WF for selected devices. Implications of nonuniform Ni-Si have been discussed above in more detail. Other potential problems may be related to the polycrystalline structure of NiSi. The WF of molybdenum was observed to strongly depend on grain orientation with total WF variation close to 1 eV. 32 Incomplete silicidation.-While an oversupply of Ni and high silicidation temperature may lead to undesirable Ni-rich phases at the gate dielectric surface, not enough Ni or low anneal temperatures may lead to an incomplete silicidation. The nonuniformity of local silicidation rate could be significant. Cross-sectional scanning electron microscopy ͑SEM͒ images of silicided gate in Fig. 10 shows that local silicidation rates can vary by more than a factor of two. This is probably related to NiSi nucleation conditions at the surface of the polysilicon and the grain structure of polysilicon. The presence of a high concentration of dopants is known to slow silicidation progress 33 and may further contribute to incomplete silicidation when dopant atoms interact with grain boundaries and other defects. The resulting WF of such a structure may appear lower than pure NiSi for n+ poly and higher for p+ polysilicon WF, falsely suggesting modulation of WF while actually being a juxtaposition of local WFs of metal and polysilicon. A typical signature of such a 
Work function
Tunable within ϳ4.3-4.9 eV ͑good for FD SOI͒. Band-edge WFs likely not available.
Drive current improvement
None to 20-30% observed. Improvement may be gate geometry-related ͑narrow gates͒.
Gate tunneling leakage FUSI gates will have one to three orders of magnitude lower current at the same CET.
Oxide integrity Appears unaffected. More data needed.
Contamination concerns
Back-end process. No contamination issues expected.
FUSI gate integration
Damascene FUSI simpler than replacement gate but still challenging.
Process stability
Requires detailed study. WF variation due to nonuniform silicidation, NiSi phase control. 
G554
Journal of The Electrochemical Society, 152 ͑7͒ G550-G555 ͑2005͒ G554 structure is a large scatter of transistor threshold voltage or C-V curve shifts and/or slope changes, particularly evident in larger area devices.
Delamination.-We have observed that FUSI NiSi samples with a high content of As used in polysilicon gate doping contributed to gate electrode/gate dielectric interface weakness. Samples with implant doses ϳ4 ϫ 15 cm −2 and higher showed delamination at that interface. Since the amount of stress in the NiSi gate is expected to be unaffected by the dopant as it is present in only small amounts throughout the thickness of NiSi, weakened interface bonding forces are most likely responsible for the failure. The weakness comes from accumulation of large quantities of weakly bonded interstitial arsenic ͓Rutherford backscattering spectra ͑RBS͒ of As piled up in front of advancing CrSi 2 showed Ͼ95% As in interstitial locations 26 ͔ and reduction in density of strong covalent Si-Si and Si-O bonds near the interface, likely due to Si atoms moving into and through NiSi to react with Ni. It appears, however, that the doses of As at which delamination was observed are quite a bit higher than the dose at which saturation of WF modulation was observed. This suggests that delamination may not be an issue in properly designed devices.
Gate oxide reliability.-Limited gate dielectric reliability data for equivalent oxide thickness ͑EOT͒ = 17 Å SiON films and NiSi gate electrodes show no signs of weakness. Hot carrier reliability and time-dependent dielectric breakdown ͑TDDB͒ measurements indicate sufficiently long extrapolated lifetime of such a gate stack. 9 Fermi level pinning on high-k dielectrics.-As mentioned above, FUSI may lead to Fermi level pinning and resulting threshold voltage shifts as well as inability to modulate WF by predoping of polysilicon gate material for some FUSI/high-k dielectric stacks. More studies are needed to clarify this issue.
Conclusions
The FUSI technique appears to be a promising approach for building scaled transistors with metal gates. It allows a desirable range of WFs, is scalable, and seems not to cause gate dielectric reliability issues. The range of WFs for pure NiSi observed by different investigators varies significantly and so do the boron-doped NiSi WFs. This puts in question the silicidation stability and control. The process window for WF-tunable NiSi gates may be limited by incomplete silicidation for low temperature, low Ni amount cases, and by fixed WF of Ni-rich, higher temperature cases. Band-edge WFs for n-MOS and p-MOS, desired for bulk and PD SOI technologies, may not be available by this technique. Table IV summarizes characteristics and issues of nickel-based FUSI gates.
Formation of FUSI NiSi gates on high-k dielectric was found by some as beneficial as on SiON. Other works reported FUSI exhibiting Fermi level pinning on high k.
